Abstract: This paper describes a high-speed CMOS track-and-hold (T/H) circuit with low distortion. We propose a T/H circuit with a body-bias control circuit to reduce distortion. This control circuit maintains a constant body bias for a switching MOS transistor in tracking mode. This reduces the variation in the threshold voltage due to the body-bias effect, thereby resulting in low distortion. The test chip fabricated using 90-nm CMOS technology shows a high SFDR of 56.3 dB at a sampling frequency of 1 GHz.
Introduction
Recently, the demand for very-high-speed analog-to-digital converters (ADCs) for software-defined radio and high-speed hard disk drive read channels has drastically increased. It is expected that giga-sampling ADCs are indispensable for systems on chips (SOCs) for wireless communication or multimedia applications. With regard to cost and power dissipation, it is necessary to fabricate such SOCs by using digital CMOS technology. To meet these demands, giga-sampling CMOS ADCs have been studied extensively [1, 2] . The trackand-hold (T/H) circuit that precedes an ADC must fulfill the stringent speed and linearity requirements of the entire ADC. Generally, an open-loop T/H circuit is suitable for high-speed operations [3, 4] . It also offers low-power operation benefits because an operational amplifier is not required. However, its disadvantage is that it induces a relatively large distortion. First, this paper discusses the sources of distortion in the conventional open-loop T/H circuit and clarifies that the variation in the threshold voltage due to the body-bias effect is one of the main reasons for distortion. Next, a T/H circuit with a body-bias control circuit is proposed. Finally, the experimental results for the fabricated test chip are discussed.
Distortion in a conventional T/H circuit
A conventional open-loop T/H circuit is shown in Fig. 1 (a) . It has an nMOS (M S ) as an analog switch and a hold capacitor (C H ) as a memory element to hold the sampled voltage. In the track mode, the clock signal (CLK) is high, switch transistor M S is conductive, and output voltage V out tracks the input voltage V in . During the transition to the hold mode, CLK becomes low, M S switches off, and V out remains constant till the next sampling period. In this circuit, it is well known that the variation in the gate-source voltage V GS in the track mode causes severe distortion [5] . In order to maintain a constant V GS in the track mode, a bootstrapping T/H circuit was proposed [6] . In this circuit, the gate voltage of M S is controlled at V in + V BST by the booster, as shown in Fig. 1 (b) . This enables V GS to be maintained at a constant voltage of V BST . However, the variation in the threshold voltage V T due to the body-bias effect is not considered in this technique. In the track mode, M S operates in the triode region; therefore, the resistance of M S is expressed as
where γ is the body-effect coefficient, and φ F is the Fermi potential. Equation (1) can be approximated as
where V C is the center voltage of the input voltage range, and r V C on is the on resistance at V in = V C . r on increases with V in increases, thereby resulting in r on C H delay increase, on the other hand, when V in decreases, the delay decreases. This causes a distortion. If V in is a sine wave expressed as
the output voltage of the track and hold circuit can be expressed as
Equation (4) shows that the threshold voltage variation due to the body-bias effect causes distortions, and large values of r V C on , C H and γ increases the distortions.
T/H circuit with body-bias control circuit
As shown in Eq. (4), if the variation in threshold voltage is eliminated by some method, the abovementioned distortion can be reduced. The simplest method to maintain a constant threshold voltage with respect to the input voltage variation is to connect the body node to the source node. However, this method has a serious drawback in large feedthrough. The input signal leaks to the output node through the parasitic capacitance between the body and the drain C BD in the hold mode. The amount of feedthrough is expressed as
Generally, the capacitance ratio C BD /C H is approximately 1/100; therefore, the feedthrough has a significantly large value of −40 dB. In order to counter this drawback, we have proposed a T/H circuit with a body-bias control circuit, as shown in Fig. 1 (c) . The proposed circuit comprises two switch MOS transistors (M S and M B ), two capacitors (C H and C B ), and a booster. The booster is composed of five MOS transistors (M 1 -M 5 ) and a boost capacitor C BST . In the track mode, the gates of M S and M B are boosted to V in +V BST ; therefore, these transistors are conductive. The body node of M S is connected to the source node by M B , and V SB of M S is maintained at 0 V in the track mode. This eliminates the variation in the threshold voltage of M S with the input voltage, thereby resulting in a low distortion. In the hold mode, the booster drives the gates of M S and M B at GND, causing these transistors to switch off. The feedthrough is improved in the proposed circuit because the body node of M S is separated from the input node. The amount of feedthrough is expressed as
As shown in Eq. (6), the feedthrough can be improved by a factor of C BS /C B in comparison to Eq. (5). A feedthrough of −60 dB can be easily obtained when C BS /C B is designed to be 1/10 in the proposed T/H circuit. A benchmark simulation using 90-nm CMOS technology was performed to demonstrate the effectiveness of the proposed circuit. The differential configuration was adopted to reduce common-mode distortion. The calculated SFDR at a sampling frequency of 1 GHz is shown in Fig. 2 . The SFDR of the proposed circuit at the Nyquist frequency is 64.5 dB; on the other hand, for the conventional circuit ( Fig. 1 (b) ), the SFDR is 54.6 dB. The simulation results show that an improvement of approximately 10 dB can be obtained by the proposed circuit.
Experimental results
Two types of conventional T/H circuits ( Fig. 1 (a) and (b) ) and the proposed T/H circuit ( Fig. 1 (c) ) were fabricated using 90-nm CMOS technology to demonstrate the effectiveness of the proposed technique. The chip photomicrograph is shown in Fig. 3 (a) . The size of the circuit core is 280 × 200 μm. The test chip was packaged in a 32-pin QFN package. It has a differential T/H circuit and source followers as the output buffers. The power dissipation of the test chip was 31 mW. More than 95% of the power was dissipated in the source follower buffers. The differential output of the test chip was connected to a differential probe, and the frequency spectrum was observed using a spectrum analyzer. The measured SFDR is shown in Fig. 3 (b) . The sampling frequency and input signal power were 1 GHz and 0 dBm, respectively. The SFDR of the proposed circuit at the Nyquist frequency is 56.3 dB; on the other hand, for the conventional circuit, the SFDR is 52.0 dB. An improvement of 4.3 dB was achieved using the proposed circuit. The measured SFDR was approximately 6 dB less than the simulated value. We believe that the source follower buffer distorts the T/H circuit output.
Conclusion
A high-speed CMOS track-and-hold (T/H) circuit with low distortion is proposed. It is clarified though analytical considerations and simulations that one of the main distortion sources in the conventional T/H circuit is the variation in the threshold voltage due to the body-bias effect. We propose a T/H circuit with a body-bias control circuit to eliminate the distortion source. This control circuit maintains a constant body bias for a switching MOS transistor in the tracking mode. This reduces the variation in the threshold voltage with the input voltage, resulting in low distortion. The test chip fabricated using 90-nm CMOS technology shows a high SFDR of 56.3 dB at a sampling frequency of 1 GHz.
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